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Figure 2. Complementary Four-Phase Circuits 
transistor Q2 off. This changes capacitor C 2 to +VDD. Note: 
From time t 3
 to t4, 01 turns Q3 off and 02 turns Q2 Requests for further information may be directed to: 
on. If at this time the input to Q1 (LOGIC 2 ) is a logic Technology Utilization Officer 
"1" (+VDD), Q2 and Q1 will form a conductive path Lyndon B. Johnson Space Center 
which discharges C 2
 to ground or logic "0". If, how . Code JM7 
ever, the input to Q1 is a logic "0" (ground is zero Houston, Texas 77058 
volts), then C 2
 remains charged to
	 DD (logic "1"). Reference: TSP73-10174 
The voltage on C 2
 or the output of this circuit then 
remains unchanged and is valid during time t 4
 to t 9 . Patent status: 
This circuit thus operates as an inverter which is pre . This invention is owned by NASA, and a patent 
charged during t 1
 to t2 , evaluated during t 3
 to t4 , and application has been filed. Inquiries concerning non-
valid during t4 to t 9 . exclusive or exclusive license for its commercial develop- 
The Type 3 circuit operates in a similar manner and ment should be addressed to: 
also an inverter; it is precharged during t 3 to t4 , evalu. Patent Counsel 
ated during t 5 to t6 , and valid during t4 to t 9 . Circuit Lyndon B. Johnson Space Center 
Type 4 is similar to Type 2, and Type 1 similar to Type 3. Code AM 
The four-phase clock waveform can be generated Houston, Texas 77058 
by the circuit from a single phase input. This can be 
done because the complementary inverter has a finite Source: H. L. Petersen and D. K. Kinell of 
and predictable propagation delay. Thus, the output of Lockheed Missiles and Space Co. 
the inverter is the inverse of the input, but is delayed under contract to 
by a small time. The output of a number of inverters can Johnson Space Center 
be joined in series and connected to logic gates to pro- (MSC-14240) 
duce the required four-phase clock pulses shown in 
Figure	 1.
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